Abstract -This paper presents a half-rate 5Gb/s clock and data recovery circuit. Retiming of data is done by the linear PD that provides practically no systematic offset for the frequency band of interest. The circuit was designed in a 0.18-,um CMOS process and occupies an active area of 0.2 x 0.32 mm2. The CDR exhibits an RMS jitter of ±1.2 ps and a peak-to-peak jitter of 5ps. The power dissipation is 97mW from a 1.8-V supply.
INTRODUCTION
Data transmitted at gigahertz range inherently gets distorted as it travels beyond a specific distance. The resulting data and clock signals are considerably noisy, asynchronous, jittery, and very difficult to be extracted.
In order to receive data at gigahertz speed reliably, both embedded clock and data signals have to be regenerated before proceeding to signal-processing circuitries. For this reason, clock and data recovery (CDR) circuit plays a significant role.
Designing a CDR is one of the most challenging tasks because the block defines the performance of the overall chip-to-chip transceiver system. A common method to realize a CDR is by using a phase-locked loop (PLL). The PLL will adjust the frequency of the recovered clock and compensate for process, temperature and supply voltage variations. The PLL requires a linear phase detector (PD) that exhibits low-jitter performance in lock condition, but suffers from non-linearity for non-uniform data pattems and requires an extemal loop filter. The linear PD is highly sensitive to mismatches and its maximum operating frequency is limited by the speed of the flip-flops.
This work solves the linearity and speed issues mentioned above through a simple approach of using analog logics rather than the conventional digital flip-flops. A half-rate architecture is chosen to reduce VCO sensitivity which results in better jitter performance and lower power dissipation. This paper will describe the design of a 5-Gbps CMOS CDR for inter-chip communications, employing a linear half-rate PD, integrated filter, and a wide-tuning-range interpolationbased ring oscillator.
The outline for the remainder of this paper is as follows. CDR architecture and circuit design are discussed in Section II. Results and CDR circuit performance are described in Section III. Conclusions are presented in Section IV.
II. CDR ARCHITECTURE AND CIRCUIT DESIGN
Half-rate architecture has been reported in open literature [1] - [3] . [1] makes use of a binary phase detector. Although it is easy to design, yet it could result in high jitter due to large ripple on the VCO control signal and for a system with a very sensitive VCO, i.e. large gain. [2] and [3] are good CDRs but the large peak-to-peak jitter ( [2] ) and high power consumption ( [3] ) are not so desirable. The circuit presented in this article has a significantly smaller output jitter than [2] , makes use of linear phase detector, which is easier to design compared to a binary phase detector in [1] and [2] , and is data-dependent.
A. Phase Detector Fig. 1 shows the architecture of a half-rate CDR. A linear phase detector provides linear characteristic that reduces jitter in locked condition as opposed to the binary or bang-bang phase detector. The half-rate property of the PD also relaxes VCO design because the VCO can now run at one-half the input frequency. This, then, translates to lower jitter. Apart from that, the dynamic power consumption is significantly reduced. Fig. 2 is more appropriate for low power supply technology compared to the SCL XOR [5] . However, the inputs B+ and B-are connected to two different transistors that results in two current paths, leading to phase offset, which is solved by the symmetric XOR gate proposed by [3] . However, it requires on chip Vref that needs to track PVT variations to keep Vref stable. This may increase circuit complexity. The common-mode current source in the circuit might draw different current due to the mismatch in the size of M0ut for both Error and Ref XOR gates. This difference causes phase offset that requires careful design and layout technique to in order to minimize it. In this work, an XNOR gate without Vref (Fig.  3 ) is used to minimize phase offset problem and also considering that the next transistor stage is a PMOS charge pump input. 3060 (170ps), which is about 2520 (140ps). The linearity of this phase detector results in minimal charge pump activity and small ripples on the control line while in locked condition, hence improving jitter performance tremendously. For the XNOR gate illustrated in Fig. 3 
B. Voltage-Controlled Oscillator, VCO
The VCO is made-up of three stages of differential ring oscillator. Due to the wide tuning range target for the CDR, hence the VCO, the differential delay cell architecture with resistive load (Fig. 5) is chosen for this work. The linear detectable range is roughly from 540 (30ps) to The delay cell consists of a fast path, a slow path and an additional slow path [6] . Simulations suggested that this delay cell has 3.8-GHz tuning range. It outperforms that of the differential delay cell employed in [3] . For the delay cell used in this work (Fig. 5) . As a result, current variation that controls the delay time is performed through mirror arrangements driven by PMOS differential pairs from coarse and fine control cells (Fig. 6 ). This suggests that the VCO employs current folding technique. Fig. 7 illustrates the linearity of the VCO oscillation frequency controlled by the fine control signal for temperature ranging from 0 -100°C. The linearity helps in reducing jitter at the output. Small signal gain of the delay cell is 4.4dB at 2.5GHz and is considered moderate. If high gain value is obtained, it might result in higher unwanted phase noise [7] . A second order loop filter is used to ensure CDR's stability, with the third pole placed far from the origin to filter out high frequency noise. However, jitter peaking in a PLL system can be reduced by increasing the system's damping ratio, 4, turning the CDR into an overdamped system [8] . This may result in long acquisition time. Therefore, values for ;, resistor value, R, and capacitor value, Cl, should be carefully chosen based on the loop bandwidth. Loop bandwidth of the Type II CDR given by: CLJBW = KVCOKPDICPR (2) where Icp = charge pump current, KVCO = VCO gain, KPD = phase detector gain, and R = resistor in the loop filter.
Loop bandwidth is given by total system gain multiplied by R, yet not a function of capacitor, Cl.
Equation (2) is used to determine the value of R. Value for capacitor C1 is determined based on the amount of jitter peaking JP allowed in the system, based on the jitter peaking equation given as:
=1+ 1 CBWRCI Equation (3) also suggests that increasing C while the loop bandwidth, o0Bw, remains fixed could reduce jitter peaking.
III. RESULTS
The CDR was designed on CMOS 0.18-,um process and occupies an active area of 0.2 x 0.32 mm2. The maximum power dissipation for the CDR is 97mW from a 1.8-V supply at 5GHz. Fig. 8 shows the spectrum of the clock in response to a 5-Gbps data sequence. The maximum lock time for the CDR is less than 150 ns. RMS jitter and peak-to-peak jitter for 11-bit Pseudo-Random Bit Sequence (PRBS) input are 1.03ps and 5ps respectively. A plot of RMS jitter against the number of bit of PRBS input is shown in Fig. 9 . The jitter is not more than 1.2 ps for PRBS input of 5 up to 24 bits. 5-bit PRBS RMS jitter is around 0.3ps, and the RMS jitter peaks up at 1.2ps for PRBS input of 17 bits. In order to have more insight on jitter in the existence of modulated noise signal, RMS jitters against various modulated noise frequencies are plotted in Fig. 10 for 11-bit PRBS input. It is found that the average clock jitter is around 2.83ps for 11-bit PRBS signal. The RMS jitters deceases gradually as the modulated noise frequencies increase. This is true because the CDR is able to track high modulated noise frequencies. 
